

11-20-00

A



U.S. DEPARTMENT OF COMMERCE
PATENT AND TRADEMARK OFFICE

JC860 U.S. PTO
09/17/95



**UTILITY PATENT APPLICATION
TRANSMITTAL LETTER
UNDER 37 C.F.R. 1.53(b)**

ATTORNEY DOCKET NO.:
10746/22

Address to:
Commissioner of Patents and Trademarks
Washington D.C. 20231
Box Patent Application

Transmitted herewith for filing is the patent application of

Inventor(s): **Tsunemasa HAYASHI and Toshiaki MIYAZAKI.**

For : **DATA SELECTION APPARATUS**

Enclosed are:

- 19 sheets of specification including cover sheet, 9 sheets of claims, and 1 sheet of abstract.
- 13 sheets of drawings.
- Declaration and Power of Attorney.
- An executed Assignment document from the inventors to **Nippon Telegraph and Telephone Corporation** together with recordation cover sheet (Form PTO-1585).
- An Information Disclosure Statement and PTO-1449.
- The filing fee has been calculated as shown below:

	NUMBER FILED	NUMBER EXTRA*	RATE (\$)	FEE (\$)
BASIC FEE				710.00
TOTAL CLAIMS	17	- 20 =	0	18.00
INDEPENDENT CLAIMS	4	- 3 =	1	80.00
MULTIPLE DEPENDENT CLAIM PRESENT				260.00
*Number extra must be zero or larger			TOTAL	790.00
If applicant is a small entity under 37 C.F.R. §§ 1.9 and 1.27, then divide total fee by 2, and enter amount here.			SMALL ENTITY TOTAL	

Express Mail No.: EL302701517US

7. Please charge the required application filing fee of **\$790.00** to the deposit account of **Kenyon & Kenyon**, deposit account number **11-0600**.
8. The Commissioner is hereby authorized to charge payment of any additional fees associated with this communication and during the pendency of this application or credit any overpayment to the deposit account of **Kenyon & Kenyon**, deposit account number **11-0600**.
9. A duplicate of this sheet is enclosed.

Dated: November 12, 2008 By: Edward W. Greason
Edward W. Greason (Reg. No. 18,918)

KENYON & KENYON
One Broadway
New York, New York 10004
(212) 425-7200 (phone)
(212) 425-5288 (facsimile)

SPECIFICATION

TO ALL WHOM IT MAY CONCERN:

BE IT KNOWN THAT WE, Tsunemasa Hayashi, a citizen of Japan residing at Atsugi-shi, Kanagawa-ken, Japan and Toshiaki Miyazaki, a citizen of Japan residing at Yokohama-shi, Kanagawa-ken, Japan have invented certain new and useful improvements in

DATA SELECTION APPARATUS

of which the following is a specification:-

EL 30270151745

TITLE OF THE INVENTION

DATA SELECTION APPARATUS

BACKGROUND OF THE INVENTION

5 1. Field of the Invention
The present invention relates to an output data selection technique in which an output is selected from a plurality of outputs of table search circuits in a communication apparatus such as a
10 network router and the like, wherein each of the table search circuits selects data from a data table, which data includes an entry matching a search key, the search key being a bit sequence of a part of input data and the data table including a plurality
15 of data which is stored in a data storage in the table search circuit. The output data selection technique is used in a table search process in a router or a switch for example.

20 2. Description of the Related Art
Fig.1 shows a configuration example of a data selection apparatus using CAMs (Content Addressable Memories) according to a conventional technique. The data selection apparatus shown in Fig.1 includes a plurality of CAMs and an output
25 control circuit which controls output of the CAMs. Each CAM performs a search process in parallel on a search key which is a part of input data. Each CAM which succeeds in the search sends a CAM search success signal to the output control circuit. The
30 output control circuit selects a CAM of the highest priority from CAMs which succeed in the search so that a selected CAM outputs data.

35 Fig.2 shows a timing chart representing the operation of the data output selection process according to a conventional technology. (1) shows the CAM search success signal and (2) shows the time required for the data output selection process.

002734556257460

According to the above-mentioned configuration, if the number of CAMs is large, the time t_{pe} becomes very long due to the fact that the number of logic stages in the output control circuit 5 becomes large.

That is, there is a problem in that when the number of CAMs which should be controlled by the output control circuit becomes large, process delay in the output control circuit becomes large.

10 Consequently, process speed of the data selection apparatus is lowered.

SUMMARY OF THE INVENTION

It is an object of the present invention 15 to provide a data selection apparatus which performs data selection by using table search circuits without lowering process speed.

The above object of the present invention is achieved by a data selection apparatus including:

20 search units each of which search units includes table search circuits and a first circuit which performs a first selection process in which a table search circuit which outputs data is selected from table search circuits each of which succeeds in 25 a search based on input data; and a second circuit which performs a second selection process in which a search unit which outputs data is selected from search units each of which includes a table search circuit which succeeds 30 in a search; wherein when the first circuit receives a first signal which indicates that there is a table search circuit which succeeds in a search, the first circuit sends a second signal to the second circuit 35 without waiting a result of the first selection process, the second signal indicating that there is at least one table search circuit which succeeds in

50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1

a search;

the second circuit performs the second selection process when the second circuit receives the second signal; and

5 a search unit which is selected by the second selection process outputs data.

According to the above-mentioned invention, since the second signal is sent to the second circuit upon the first circuit receiving the first 10 signal, the selection process by the first circuit and the selection process by the second circuit can be performed in parallel. Therefore, parallel processing where selection processes are divided becomes possible so that process time becomes 15 shorter than in the case in which a selection process is performed in one stage.

The above object of the present invention is also achieved by a data selection apparatus including:

20 search units each of which search units comprises table search circuits and a data output control circuit, the table search circuit selecting data from a stored data table, which data includes an entry matching a search key which is a bit

25 sequence of a part of input data, the data output control circuit performing a first selection process in which the highest priority output data is selected from outputs of the table search circuits; and

30 a unit output control device which performs a second selection process in which the highest priority search unit is selected.

The table search circuit which succeeds in the search sends a data search success signal to the 35 data output control circuit, and the data output control circuit sends a unit search success signal to the unit output control device before performing

the first selection process.

The unit output control device selects the highest output priority search unit and sends a unit output enable signal to the search unit without 5 waiting until the first selection process ends.

The search unit which receives the unit output enable signal sends an output enable signal to the highest priority decision table search 10 circuit. The table search circuit which receives the output enable signal outputs data.

BRIEF DESCRIPTION OF THE DRAWINGS

Other objects, features and advantages of the present invention will become more apparent from 15 the following detailed description when read in conjunction with the accompanying drawings, in which:

Fig.1 shows a configuration example of a data selection apparatus using CAMs (Content 20 Addressable Memories) according to a conventional technique;

Fig.2 shows a timing chart representing the operation of a data output selection process according to a conventional technique;

25 Fig.3 shows a configuration of a search-success-signal look-ahead-type output data selection apparatus 100 according to a first embodiment of the present invention;

Fig.4 is a figure for explaining a 30 configuration for performing an output data selection process in the data selection apparatus 100;

Fig.5 is a timing chart for explaining the 35 operation of the output data selection process in the data selection apparatus 100;

Fig.6 is a timing chart showing the output data selection process according to the first

562517/08
1
2
3
4
5
6
7
8
9

embodiment;

Fig.7 is a schematic block diagram of a multi stage search-success-signal look-ahead-type output data selection apparatus 200 according to a 5 second embodiment;

Fig.8 is a timing chart showing the operation of the output data selection process in the data selection apparatus 200;

Fig.9 is a block diagram of a search unit 10 300 according to a third embodiment of the present invention;

Fig.10 is a block diagram of a search-success-signal look-ahead-type data selection apparatus of a pipeline data processing type 400 15 according to a fourth embodiment;

Fig.11 is a block diagram of a router 500 which uses the data selection apparatus of the present invention;

Fig.12 shows an example of a TCP/IP 20 network;

Fig.13 shows an example of a routing table which is held by a node D shown in Fig.12.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

25 [first embodiment]

Fig.3 shows a configuration of a search-success-signal look-ahead-type output data selection apparatus 100 (hereafter called data selection apparatus 100) according to a first embodiment of 30 the present invention.

The data selection apparatus 100 includes a unit priority decision table 10, a unit output control device 20 and search units SU1, SU2, ..., SUq. The unit priority decision table 10 is stored 35 in a register of a PLD (Programmable Logic Device). Each of the search units SU1, SU2, ..., SUq performs a search process on a search key which is input data.

The unit output control device 20 decides priorities of output data which is output by each search unit SU1, SU2, ..., SUq. For this purpose, the unit output control device 20 reads unit search success 5 signals sent from the search units SU1, SU2, ..., SUq and the unit priority decision table 10. Then, the unit output control device 20 sends a unit output enable signal to a search unit which has the highest priority output data, the unit output enable 10 signal permitting the search unit to output data.

The search unit SU1 includes a plurality of content addressable memories CAM1 - CAMp, a CAM priority decision table 31 and a CAM output control circuit 41. The CAM priority decision table 31 is 15 stored in a register of a PLD for deciding priorities of output data of the content addressable memories CAM1 - CAMp.

The CAM output control circuit 41 reads the CAM priority decision table 31, and sends a CAM 20 output enable signal to a CAM which has output data of the highest priority from among output data of the CAM1 - CAMp, the CAM output enable signal permitting the CAM to output the output data.

The search unit SU2 includes a plurality 25 of content addressable memories CAM1 - CAMm, a CAM priority decision table 32 and a CAM output control circuit 42. The CAM priority decision table 32 is stored in a register of a PLD for deciding priorities of output data of the content addressable 30 memories CAM1 - CAMm.

The search unit SUq includes a plurality 35 of content addressable memories CAM1 - CAMn, a CAM priority decision table 3q and a CAM output control circuit 4q. The CAM priority decision table 3q is stored in a register of a PLD for deciding priorities of output data of the content addressable memories CAM1 - CAMn.

The CAM which receives the CAM output enable signal from the CAM output control circuit in the search unit which receives the unit output enable signal outputs final output data in the data 5 selection apparatus 100.

The above-mentioned content addressable memory (CAM) is an example of a table search circuit. The table search circuit selects data from a data table stored in a memory and including a plurality 10 of data, which selected data includes an entry matching a search key, the search key being a part of input data. The table search circuit can be realized by, for example, an MPU and a RAM, or an SRAM and hardware logic, or the like. The above- 15 mentioned data table is kept by the table search circuit.

The CAM output control circuits 41, 42, ..., 4q are examples of a data output control circuit which selects data of the highest priority 20 among data output by the table search circuits.

Each of the search unit SU1, SU2, ..., SUq is an example of a search unit which includes a plurality of table search circuits and the data output control circuit.

25 Fig.4 is a figure for explaining a configuration for output data selection in the data selection apparatus 100.

In the search unit SU1, the CAM search success signals are sent to the CAM output control 30 circuit 41 from the content addressable memories CAMs which succeed in a search using a search key. As shown in the figure, the CAM output control circuit 41 includes an OR circuit 41OR. The OR circuit 41OR performs a logical OR operation on the 35 CAM search success signals sent from the content addressable memories CAM1 - CAMp. Then, the CAM output control circuit 41 sends the unit search

success signal to the unit output control device 20 before selecting a CAM which has the highest priority data.

A part which receives the CAM search

5 success signals and sends the unit search success signal to the unit output control device 20 is not necessarily in the CAM output control circuit. Thus, the OR circuit can be located outside of the CAM output control circuit such that the OR circuit

10 sends the unit search success signal to the unit output control device 20.

Upon receiving the unit search success signals, the unit output control device 20 performs a selection process for selecting a search unit

15 having the highest priority output data among search units. Therefore, the selection process is started quickly. That is, a selection process for selecting a CAM from CAMs by the CAM output control circuit 41 is performed concurrently with a selection process

20 for selecting a search unit by the unit output control device 20.

The unit output control device 20 selects a search unit which outputs the highest priority output data and sends a unit output enable signal to

25 the search unit. By then, each CAM output control circuit selects a CAM.

A CAM output control circuit (one of CAM output control circuits 41 - 4q) which receives the unit output enable signal sends a CAM output enable

30 signal to a CAM which is selected by the CAM output control circuit.

In (3) of Fig.5, a timing chart which shows the operation of the output data selection in the data selection apparatus 100 is shown. For a

35 comparison, (2) shows a timing chart according to a conventional configuration.

As mentioned before, in the conventional

case that a CAM output control circuit performs the output data selection process for all CAMs, if the number of CAMs becomes large, the time for the process t_{pe} becomes very long.

5 On the other hand, since the data selection apparatus 100 of the present invention adopts a hierarchical output selection structure as shown in Fig.3, the time t_{hpe} taken for selecting the final output data is comprised of the selection 10 process time by the CAM output control circuits 41 - 4q t_{cam} and the selection process time by the unit output control device 20 t_{unit} . Since the CAM output control circuits 41 - 4q and the unit output control device 20 perform output data selection 15 processes simultaneously, t_{hpe} becomes shorter than t_{pe} . That is, the final output data selection can be performed faster according to the present invention.

20 Each CAM1 - CAMp has a CAM search success signal output circuit which sends the CAM search success signal to the CAM output control circuit when the CAM succeeds in the search (the CAM can be called a hit circuit).

25 The OR circuit 41OR is an example of a unit search success signal output circuit which sends the unit search success signal to the unit output control device, the unit search success signal indicating that at least one hit circuit exists in the search unit.

30 The description of Fig.5(3) can be also applied to each of the search units SU2, ..., SUq.

35 The unit output control device 20 has a part which performs the unit selection process on the basis of the unit search success signal at the same time when the CAM output control circuit performs the output data selection process on the basis of the CAM search success signal.

Fig.6 is a timing chart showing the output data selection process according to the first embodiment.

In the example shown in Fig.6, the content addressable memory CAM operates on a 12.5-MHz cycle having a period of 80 ns. When input data is 128 bits, data input requires four clock cycles since an input port of the content addressable memory CAM handles 32 bits. Since the CAM search success signal or the unit search success signal can be sent after three clocks + 70 ns later according to the specification of the content addressable memory CAM, the operation of CAM selection or unit selection starts at the start of the fifth clock cycle.

Since the process performed in each of the CAM output control circuits 41, 42, ..., 4q and the unit output control device 20 takes 42 nsec, and encoding takes less than one clock cycle, output data can be processed at the next clock cycle (sixth clock cycle).

According to the example shown in Fig.6, the data output selection process can be performed within 400 nsec, which is equivalent to an operation speed of 2.5 Mpps (Mega packets per second). Thus, the above-mentioned data selection apparatus can be used for network operation of 622 Mbps (OC-12, 1.5 Mpps).

[second embodiment]

Fig.7 is a schematic block diagram of a multi-stage search-success-signal look-ahead-type output data selection apparatus 200 (hereafter called data selection apparatus 200).

In the data selection apparatus 200, a plurality of first stage search units TU1s and a first stage unit output control device OCD1 form a second stage search unit TU2.

A plurality of second stage search units

TU2s and a second stage unit output control device OCD2 form a third stage search unit TU3.

Further, a plurality of third stage search units TU3s and a third stage unit output control device OCD3 form a fourth stage search unit TU4, so that, nth stage search units TU_n are formed.

Each nth stage search unit TU_n sends a nth stage unit search success signal to an nth stage unit output control device OCD_n.

10 Each unit output control device of each stage includes a unit priority decision table and reads this when the unit output control device selects the highest priority output data in the same way as performed in the data selection apparatus 100.

15 The configuration of the first stage search unit is the same as each of the search units SU1 - SU_q shown in Fig.3. When at least one content addressable memory CAM in the first stage search unit succeeds in a table search on a search key, 20 each of hit CAMs sends a CAM search success signal to a CAM output control circuit in the first stage search unit TU1.

In the same way as the data selection apparatus 100, the CAM output control circuit in the 25 data selection apparatus 200 performs a logical OR operation on CAM search success signals which are sent from the CAMs. Then, a first stage unit search success signal sent from the CAM output control circuit is read by the first stage unit output 30 control device OCD1 before the CAM output control circuit selects a CAM having the highest priority output data. Accordingly, the highest priority CAM selection process by the CAM output control circuit and the highest priority unit selection process by 35 the first stage unit output control device OCD1 are performed simultaneously.

Similarly, an (n-1)th (n≥2) stage unit

output control device performs a logical OR operation on (n-1)th stage unit search success signals which are sent from (n-2)th stage output control devices. Then, a nth stage unit search 5 success signal sent from the (n-1)th stage output control device is read by the nth stage unit output control device OCDn before the (n-1)th stage unit output control device selects a (n-2)th stage unit of the highest priority. Accordingly, the highest 10 priority unit selection process by the (n-1)th stage unit output control device and the highest priority unit selection process by the nth stage unit output control device are performed simultaneously. Then, the nth stage unit output control device OCDn sends 15 an nth stage unit output enable signal to a selected (n-1)th stage unit output control device.

Finally, a first stage unit output control device OCD1 sends a first stage unit output enable signal to a CAM output control circuit if the first 20 stage search unit is selected for outputting the highest priority output data. The CAM output control circuit which receives the enable signal sends a CAM output enable signal to a CAM having the highest priority output data so that the CAM outputs 25 the output data.

Fig.8 is a timing chart showing the operation of output data selection in the data selection apparatus 200.

As shown in (2), if a CAM output control 30 circuit performs a conventional selection process for all CAMs, the time taken for the selection process t_{pe} becomes very long when the number of CAMs is large.

On the other hand, since the data 35 selection apparatus 200 of the present invention adopts a hierarchical output selection structure as shown in Fig.7, the time t_{hpe} for selecting the

final output data is comprised of the selection process time by the CAM output control circuits t_{cam} and the selection process time by the unit output control devices t_{unit_1} to $t_{unit_1_n}$.

5 Since the CAM output control circuits 41 - 4q and the unit output control devices perform output data selection processes simultaneously as shown in Fig.8 (3), t_{hpe} becomes shorter than t_{pe} . That is, the final output data selection can be performed faster

10 according to the present invention.

In the configuration shown in Fig.7, the first stage unit search success signal can be sent to unit output control devices of second or later stages as well as sent to the first stage unit output control device. Accordingly, delay in the unit output control devices of each stage can be decreased so that t_{hpe} shown in Fig.8 can be further shortened.

[third embodiment]

20 Fig.9 is a block diagram of a search unit 300 according to a third embodiment of the present invention.

The search unit 300 can be used in the data selection apparatus 100 or in the data 25 selection apparatus 200 as a substitute for each of the search units SU1 - SUq or the first stage search unit TU1.

The search unit 300 includes table search 30 circuits LUTs (LUT means Look-Up Table circuit), an LUT priority decision table 51 and an LUT output control circuit 61. The table search circuit LUT performs a table search process on the basis of a search key. The LUT priority decision table 51 is used for deciding priorities of output data which is 35 output by each LUT. The LUT output control circuit 61 reads the LUT priority decision table 51 and selects a table search circuit LUT which has the

highest priority output data so that the LUT output control circuit 61 permits the table search circuit LUT to output the output data.

The table search circuit LUT includes a

5 RAM (Random Access Memory) and an MPU (Micro-Processing Unit). The MPU compares each of a plurality of data which is stored in an inside storage area of the RAM with a search key.

10 By substituting the search unit 300 for each of the search units SU1 - SUq in the data selection apparatus 100 or for the first stage search unit TU1 in the data selection apparatus 200, a search-success-signal look-ahead-type output data selection apparatus can be realized in which the

15 highest output data in a table search circuit can be selected as speedily as the data selection apparatus 100 or 200.

The LUT output control circuit 61 is an example of a data output control circuit which

20 selects the highest priority output data among data output from each table search circuit.

Each CAM in the data selection apparatus 100 is an example of a data search success signal output means which output a data search success

25 signal to a data output control circuit when the CAM succeeds in a table search using a search key. The data search success signal output means can be realized by hardware like this. On the other hand, the means can be also realized by software like the

30 table search circuit LUT in the search unit 300.

In addition, a unit search success signal output means which sends a unit search success signal to a unit output control device can be realized by either hardware or software, a unit

35 search success signal indicating that at least one hit circuit exists in the search unit.

[fourth embodiment]

Fig.10 is a block diagram of a search-success-signal look-ahead-type data selection apparatus of pipeline data processing type 400 (hereinafter called a data selection apparatus 400).

5 The data selection apparatus 400 uses unit output control circuits 41-1, 42-1, ..., 4q-1 instead of the CAM output control circuits in the data selection apparatus 100 and a unit output control circuit 20-1 instead of the unit output
10 control device 20.

15 The unit output control circuit 41-1 is divided into small-scale logic circuits by a plurality of flip-flops in which time series pipeline processing is performed by the small-scale logic circuits. Each of the unit output control circuits 42-2, ..., 4q-1 has the same configuration as the unit output control circuit 41-1.

20 The unit output control device 20-1 is divided into small-scale logic circuits by a plurality of flip-flops in which time series pipeline processing is performed by the small-scale logic circuits.

25 Since each of the CAM output control circuit and the unit output control circuit in the data selection apparatus 400 is configured by the small-scale logic circuits which have low delay, the data selection apparatus 400 can select final output data speedily when key data is input continuously.

[fifth embodiment]

30 The data selection apparatus of the present invention can be used in a packet processing apparatus such as a network router, an ATM switch or the like. Fig.11 is a block diagram of a router 500 which uses the data selection apparatus of the present invention. The router 500 includes an input port 71 for inputting packets, a dispatching part 72 for dividing input packets into normal packets and

other packets such as route control packets, a route control protocol processing part 73 for processing route control packets, a normal transfer processing part 74 for transferring normal packets, a routing 5 table 75 and an output port 76 for outputting packets.

When an input packet is a packet used for route control, the packet is sent to the route control protocol processing part 73 via the 10 dispatching part 72 and is used for updating the routing table 75 or is sent to another node through the output port 76. When the input packet is a normal packet, the packet is sent to the normal transfer processing part 74. In the normal transfer 15 processing part 74, a destination to which the packet is transferred is decided on by searching the routing table 75 on the basis of a destination address of the packet. Then, the packet is transferred via the output port 76 corresponding to 20 the destination. The data selection apparatus of the present invention is used as a part of the normal transfer processing part 74 and the routing table 75.

The operation of the router 500 will be 25 further described in the following. Fig.12 shows an example of a TCP/IP network. Each circle in Fig.12 indicates a router (also called a node). Each router has a routing table. Fig.13 shows an example of the routing table which is held by a node D. in 30 Fig.13, "IP prefix" means a part of an IP address of a destination network and "next hop" means an address of an adjacent node toward the destination or corresponding to the destination. As shown in Fig.13, when the destination address of the input 35 packet indicates "0", the router searches the routing table so that "F" is selected as a next hop.

More specifically, a longest prefix match

method, for example, can be used when the routing table is searched in the Internet (IPv4). When the search unit is configured by CAMs like the first embodiment, the longest prefix match can be 5 performed in the following way for example.

Entries are registered in CAMs, where each of entries in a CAM has the same mask of an IP address. CAMs where each of entries has its own mask can be also used. The mask is registered in a 10 mask register. First, a search key is given to each CAM simultaneously, and mask processing and table search processing are performed in each CAM. Next, output data in which the longest bit pattern is matched is selected on the basis of the priority 15 decision table. The selection process is performed speedily by a multi-stage structure according to the present invention.

In addition, a modified binary tree / B tree method (Butler Lampson, et.al., IP Lookups 20 using Multiway and Multicolumn Search, Infocom, vol.3, p.p. 1248-1256, 1998) or a two-way lookup table method (Pankaji Gupta, et.al., Routing Lookups in Hardware at Memory Access Speeds, Infocom, vol.3, p.p. 1240-1247, 1998) can be used for a table search 25 in the data selection apparatus of the present invention. Each algorithm can be implemented by software or HW & SW in the configuration of the third embodiment of the present invention.

As mentioned above, according to the data 30 selection apparatus which includes output control circuits and unit output control devices hierarchically, since the unit output control device reads search success signals from a plurality of output control circuits before the output control 35 circuits start a selection process, the highest priority output data can be selected speedily even when a large number of table search circuits are

used.

The present invention is not limited to
the specifically disclosed embodiments, and
variations and modifications may be made without
5 departing from the scope of the invention.

10

15

20

25

30

35

WHAT IS CLAIMED IS:

1. A data selection apparatus comprising:
5 search units each of which search units
includes table search circuits and a first circuit
which performs a first selection process in which a
table search circuit which outputs data is selected
from table search circuits each of which succeeds in
a search based on input data; and
10 a second circuit which performs a second
selection process in which a search unit which
outputs data is selected from search units each of
which includes a table search circuit which succeeds
in a search; wherein
15 when said first circuit receives a first
signal which indicates that there is a table search
circuit which succeeds in a search, said first
circuit sends a second signal to said second circuit
before performing said first selection process, said
20 second signal indicating that there is at least one
table search circuit which succeeds in a search;
 said second circuit performs said second
selection process when said second circuit receives
said second signal; and
25 a search unit which is selected by said
second selection process outputs data.

- 30 2. The data selection apparatus as claimed
in claim 1, wherein each of said search units has a
third circuit, outside of said first circuit, which
third circuit sends said first signal to said second
35 circuit; and
 said first circuit performs said first
selection process at the same time as when said

third circuit sends said first signal to said second circuit.

5

3. The data selection apparatus as claimed in claim 1, wherein each of said table search circuits is a CAM.

10

4. The data selection apparatus as claimed 15 in claim 1, wherein each of said table search circuits includes a RAM and an MPU.

20

5. The data selection apparatus as claimed in claim 3, wherein said first circuit includes a CAM output control circuit including small-scale logic circuits divided by flip-flops in which time 25 series pipeline processing is performed; and said second circuit also includes small-scale logic circuits divided by flip-flops in which time series pipeline processing is performed.

30

6. A data selection apparatus comprising: 35 search units each of which search units comprises table search circuits and a data output control circuit, said table search circuit selecting data from a stored data table, which data includes

00000000000000000000000000000000

an entry matching a search key which is a bit sequence of a part of input data, said data output control circuit performing a first selection process in which the highest priority output data is
5 selected from outputs of said table search circuits; a unit output control device which performs a second selection process in which the highest priority output data is selected from outputs of said search units;
10 data search success signal output means which sends a data search success signal to said data output control circuit from a hit circuit which is a table search circuit which succeeds in a search; and
15 unit search success signal output means which sends a unit search success signal indicating that there is at least said hit circuit in said search unit to said unit output control device before said data output control device performs said
20 first selection process; wherein
said data output control device starts said first selection process upon receiving said data search success signal and said unit output control device starts said second selection process
25 upon receiving said unit search success signal; and
a data output control circuit in a search unit which is selected by said unit output control device selects output data of a table search circuit.

30

7. The data selection apparatus as claimed in claim 6, further comprising:
35 first stage search units each of which is said search unit;
nth ($n \geq 2$) stage search units each of

which nth stage search units includes (n-1)th stage search units and an (n-1)th stage unit output control device which selects the highest priority (n-1)th stage search unit from said (n-1)th stage
5 search units; and
an nth stage unit output control device which selects the highest priority nth stage search unit from said nth stage search units; wherein
said (n-1)th stage unit output control
10 devices send nth stage unit search success signals to said nth stage unit output control device before each of said (n-1)th stage unit output control device selects an (n-1)th stage search unit; and
an (n-1)th stage search unit output
15 selection process in said (n-1)th stage unit output control devices and an nth stage search unit output selection process in said nth stage unit output control device are performed in parallel so that output data of a table search circuit is selected.

20

8. The data selection apparatus as claimed
25 in claim 7, wherein each of said first stage search units sends a unit search success signal to unit output control devices of second or later stages instead of (k-1)th ($2 \leq k \leq n$) stage unit output control devices sending said unit search success
30 signal to a kth stage unit output control device.

35 9. The data selection apparatus as claimed in claim 6, wherein said data output control circuit includes a CAM output control circuit including

small-scale logic circuits divided by flip-flops in which time series pipeline processing is performed; and

5 said unit output control device also includes small-scale logic circuits divided by flip-flops in which time series pipeline processing is performed.

10

10. The data selection apparatus as claimed in claim 7, wherein said data output control circuit includes a CAM output control circuit
15 including small-scale logic circuits divided by flip-flops in which time series pipeline processing is performed; and

15 said unit output control device also includes small-scale logic circuits divided by flip-flops in which time series pipeline processing is performed

25

11. The data selection apparatus as claimed in claim 6, wherein each of said table search circuits includes a RAM and an MPU.

30

12. The data selection apparatus as claimed in claim 7, wherein each of said table search circuits includes a RAM and an MPU.

13. A packet processing apparatus including a data selection apparatus, said data
5 selection apparatus comprising:
 search units each of which search units includes table search circuits and a first circuit which performs a first selection process in which a table search circuit which outputs data is selected
10 from table search circuits each of which succeeds in a search based on an input packet; and
 a second circuit which performs a second selection process in which a search unit which outputs data is selected from search units each of
15 which includes a table search circuit which succeeds in a search; wherein
 when said first circuit receives a first signal which indicates that there is a table search circuit which succeeds in a search, said first
20 circuit sends a second signal to said second circuit before performing said first selection process, said second signal indicating that there is at least one table search circuit which succeeds in a search;
 said second circuit performs said second
25 selection process when said second circuit receives said second signal; and
 a search unit which is selected by said second selection process outputs data, said data being used as a destination address to which said
30 input packet is transferred.

35 14. The packet processing apparatus as claimed in claim 13, wherein each of said search units has a third circuit, outside of said first

circuit, which third circuit sends said first signal to said second circuit; and

 said first circuit performs said first selection process at the same time as when said

5 third circuit sends said first signal to said second circuit.

10

15. A packet processing apparatus

including a data selection apparatus, said data selection apparatus comprising:

 search units each of which search units

15 comprises table search circuits and a data output control circuit, said table search circuit selecting data from a stored data table, which data includes an entry matching a search key which is a bit sequence of a part of an input packet, said data 20 output control circuit performing a first selection process in which the highest priority output data is selected from outputs of said table search circuits;

 a unit output control device which

25 performs a second selection process in which the highest priority output data is selected from outputs of said search units;

 data search success signal output means which sends a data search success signal to said data output control circuit from a hit circuit which 30 is a table search circuit which succeeds in a search; and

 unit search success signal output means which sends a unit search success signal indicating that there is at least said hit circuit in said

35 search unit to said unit output control device before said data output control device performs said first selection process; wherein

said data output control device starts
said first selection process upon receiving said
data search success signal and said unit output
control device starts said second selection process
5 upon receiving said unit search success signal; and
 a data output control circuit in a search
unit which is selected by said unit output control
device selects output data of a table search circuit,
said output data being used as a destination address
10 to which said input packet is transferred.

15 16. The packet processing apparatus as
claimed in claim 15, said data selection apparatus
further comprising:

 first stage search units each of which is
said search unit;
20 nth ($n \geq 2$) stage search units each of
which nth stage search units includes ($n-1$)th stage
search units and an ($n-1$)th stage unit output
control device which selects the highest priority
($n-1$)th stage search unit from said ($n-1$)th stage
25 search units; and
 an nth stage unit output control device
which selects the highest priority nth stage search
unit from said nth stage search units; wherein
 said ($n-1$)th stage unit output control
30 devices send nth stage unit search success signals
to said nth stage unit output control device before
each of said ($n-1$)th stage unit output control
device selects an ($n-1$)th stage search unit; and
 an ($n-1$)th stage search unit output
35 selection process in said ($n-1$)th stage unit output
control devices and an nth stage search unit output
selection process in said nth stage unit output

control device are performed in parallel so that output data of a table search circuit is selected.

5

17. The packet processing apparatus as claimed in claim 16, wherein each of said first stage search units sends a unit search success 10 signal to unit output control devices of second or later stages instead of $(k-1)$ th ($2 \leq k \leq n$) stage unit output control devices sending said unit search success signal to a k th stage unit output control device.

15

20

25

30

35

00000000-56254260

ABSTRACT OF THE DISCLOSURE

A data selection apparatus which performs selection processes in parallel is provided. The data selection apparatus includes search units and a 5 unit output control device. Each of the search units includes table search circuits and a data output control circuit which selects the highest priority output data. The unit output control device selects the highest priority output data from 10 outputs of the search units. A table search circuit which succeeds in a search sends a search success signal to the data output control circuit. The search unit including the data output control circuit sends a unit search success signal to the 15 unit output control device before performing a selection process for the highest priority data.

502557-562552/60

FIG.1 PRIOR ART




FIG.2 PRIOR ART




FIG. 3




FIG. 4




FIG.5




FIG.6




FIG. 7




FIG.8




FIG.9




FIG.10

400: SEARCH-SUCCESS-SIGNAL LOOK-AHEAD-TYPE DATA
SELECTION APPARATUS OF PIPELINE DATA PROCESSING TYPE




FIG.11




FIG.12





FIG.13



DECLARATION AND POWER OF ATTORNEY - ORIGINAL APPLICATION

ATTORNEY'S DOCKET NO.

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.
 I believe I am the original, first and sole inventor (if only one name is listed below) or
 an original, first and joint inventor (if plural names are listed below) of the subject matter which
 is claimed and for which a patent is sought on the invention entitled _____
 DATA SELECTION APPARATUS

the specification of which
 (check one)

is attached hereto.

_____ was filed on _____ as Application Serial No. _____ and was
 amended on _____ (if applicable).

I hereby state that I have reviewed and understand the contents of the above identified
 specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the examination of this
 application in accordance with Title 37, Code of Federal Regulations, §1.56(a).

I hereby claim foreign priority benefits under Title 35, United States Code, §119 of any
 foreign application(s) for patent or inventor's certificate listed below and have also identified
 below any foreign application for patent or inventor's certificate having a filing date before that
 of the application on which priority is claimed:

PRIOR FOREIGN APPLICATION(S)

COUNTRY	APPLICATION NUMBER	DATE OF FILING (day, month, year)	DATE OF ISSUE (day, month, year)	PRIORITY CLAIMED UNDER 35 USC 119
Japan	Pat. Appln No.11-329771	19/Nov./99		<input checked="" type="checkbox"/> YES <input type="checkbox"/> NO

I hereby claim the benefit under Title 35, United States Code, §120 of any United States
 application(s) listed below and, insofar as the subject matter of each of the claims of this
 application is not disclosed in the prior United States application in the manner provided by the
 first paragraph of Title 35, United States Code, §112, I acknowledge the duty to disclose material
 information as defined in Title 37, Code of Federal Regulations, §1.56(a) which occurred between the
 filing date of the prior application and the national or PCT international filing date of this
 application:

APPLICATION NO.	FILING DATE (day, month, year)	STATUS (i.e. Patented, Pending, Abandoned)

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this
 application and transact all business in the Patent and Trademark Office connected therewith. (List name and registration number)

Edward W. Greason, Esq.
 Reg. No. 18,918

SEND CORRESPONDENCE TO:	DIRECT TELEPHONE CALLS TO: (name and telephone number)
KENYON & KENYON One Broadway New York, New York 10004	Edward W. Greason (212) 425-7200 X108

EL302701517US

201	FULL NAME OF INVENTOR Hayashi	FAMILY NAME Atsugi-shi	FIRST GIVEN NAME Tsunemasa	SECOND GIVEN NAME Japan
202	RESIDENCE & CITIZENSHIP	POST OFFICE ADDRESS as per attached	CITY as per attached	STATE & ZIP CODE/COUNTRY Japan
203	FULL NAME OF INVENTOR Miyazaki	FAMILY NAME Yokohama-shi	FIRST GIVEN NAME Toshiaki	SECOND GIVEN NAME Japan
204	RESIDENCE & CITIZENSHIP	POST OFFICE ADDRESS as per attached	CITY as per attached	STATE & ZIP CODE/COUNTRY Japan
205	FULL NAME OF INVENTOR	FAMILY NAME CITY	FIRST GIVEN NAME STATE OR FOREIGN COUNTRY	SECOND GIVEN NAME COUNTRY OF CITIZENSHIP
206	RESIDENCE & CITIZENSHIP	POST OFFICE ADDRESS	CITY	STATE & ZIP CODE/COUNTRY
207	FULL NAME OF INVENTOR Miyazaki	FAMILY NAME CITY	FIRST GIVEN NAME STATE OR FOREIGN COUNTRY	SECOND GIVEN NAME COUNTRY OF CITIZENSHIP
208	RESIDENCE & CITIZENSHIP	POST OFFICE ADDRESS	CITY	STATE & ZIP CODE/COUNTRY
209	FULL NAME OF INVENTOR Miyazaki	FAMILY NAME CITY	FIRST GIVEN NAME STATE OR FOREIGN COUNTRY	SECOND GIVEN NAME COUNTRY OF CITIZENSHIP
210	RESIDENCE & CITIZENSHIP	POST OFFICE ADDRESS	CITY	STATE & ZIP CODE/COUNTRY
<p>I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.</p>				
SIGNATURE OF INVENTOR 201 <i>Tsunemasa Hayashi</i>		SIGNATURE OF INVENTOR 202 <i>Toshiaki Miyazaki</i>		SIGNATURE OF INVENTOR 203
DATE November 10, 2000	DATE November 10, 2000	DATE		
SIGNATURE OF INVENTOR 204		SIGNATURE OF INVENTOR 205		
DATE	DATE	DATE		

ATTACHMENT TO DECLARATION AND POWER OF ATTORNEY

POST OFFICE ADDRESS OF INVENTOR 201 - 202:

c/o NTT Intellectual Property Center
9-11, Midori-cho 3-chome, Musashino-shi, Tokyo 180-8585,
Japan